



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/574,100

08/30/2006

Takahisa Tanabe

Q94049

9790

23373 7590 12/30/2009  
SUGHRUE MION, PLLC  
2100 PENNSYLVANIA AVENUE, N.W.  
SUITE 800  
WASHINGTON, DC 20037

EXAMINER

CRAWLEY, KEITH L

ART UNIT

PAPER NUMBER

2629

NOTIFICATION DATE

DELIVERY MODE

12/30/2009

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

sughrue@sughrue.com  
PPROCESSING@SUGHRUE.COM  
USPTO@SUGHRUE.COM

<b>Office Action Summary</b>	<b>Application No.</b> 10/574,100	<b>Applicant(s)</b> TANABE, TAKAHISA	
	<b>Examiner</b> KEITH CRAWLEY	<b>Art Unit</b> 2629	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 23 September 2009.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) 6 and 7 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-5, 8-14 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)         | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)         | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                          |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-4, 8-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki et al. (US 2004/0061671) in view of "Polarity-Balanced Driving to Reduce V<sub>th</sub> Shift in a-Si for Active-Matrix OLEDs", You et al., SID 04 Digest, pgs. 272-274, hereinafter referred to as "You".

Regarding claim 1, Kawasaki discloses a display apparatus with an active matrix display panel having a plurality of pixel sections each including a light emitting element and a thin film transistor (fig. 2, see ¶ 73),

said display apparatus comprising: a power supply for supplying a supply voltage to said plurality of pixel sections (figs. 1 and 3, power supply inherent, see ¶ 73-74);

and display control means for, in accordance with an input image signal, sequentially specifying one of a plurality of rows of said display panel at a predetermined timing for each frame and at least one pixel section including a light emitting diode to be driven for light emission in the one row (fig. 3, scanning driver 301 and signal driver 303, see ¶ 75),

supplying a scanning pulse to each pixel section in the one row (fig. 1, first  $V_g$  pulse, see ¶ 75),

and generating a data pulse corresponding to a first gate voltage of said thin film transistor for light emission driving of the light emitting element in the at least one pixel section (fig. 1, signal voltage  $V_s$  is applied to the gate of Tr2 during time period T1, see ¶ 75-76),

and a reset pulse to the at least one pixel section when supplying the scanning pulse (fig. 1, threshold value control voltage  $V_r$  is applied to the gate of Tr2 during time period T2, see ¶ 77),

the reset pulse corresponding to a second gate voltage of said thin film transistor for making a gate-to-source voltage of said thin film transistor a voltage having opposite polarity to that of a voltage obtained during the light emission driving, or zero voltage (see ¶ 76 and end of ¶ 77, see also ¶ 80),

Kawasaki fails to disclose two equivalent driving circuits which each have a thin film transistor, wherein each of the two driving circuits applies the first gate voltage corresponding to the data pulse to a gate of said thin film transistor in response to said scanning pulse in a display mode period, and applies the second gate voltage corresponding to the reset pulse to the gate of said thin film transistor in response to said scanning pulse in a reset mode period, and the two driving circuits are assigned with different mode periods by alternately switching between the display mode period and the reset mode period for each frame.

You teaches two equivalent driving circuits which each have a thin film transistor (fig. 3a, see section 4.1, pg. 273),

wherein each of the two driving circuits applies the first gate voltage corresponding to the data pulse to a gate of said thin film transistor in response to said scanning pulse in a display mode period (fig. 3a and fig. 4, see section 4.1, pg. 273),

and applies the second gate voltage corresponding to the reset pulse to the gate of said thin film transistor in response to said scanning pulse in a reset mode period (fig. 3a and fig. 4, see section 4.1, pg. 273),

and the two driving circuits are assigned with different mode periods by alternately switching between the display mode period and the reset mode period for each frame (fig. 4, pg. 273, driving circuits switch between stress and anneal mode periods each frame).

Kawasaki and You are both directed to driving systems and methods utilizing threshold value control voltages for OLED displays. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the display of Kawasaki with the circuitry of You since such a modification provides an OLED display which minimizes the degradation of characteristics with time (You, pg. 274, section 5).

Regarding claim 2, Kawasaki discloses wherein an absolute value of the gate-to-source voltage of said thin film transistor depending on the first gate voltage is equal to

Art Unit: 2629

an absolute value of the gate-to-source voltage of said thin film transistor depending on the second gate voltage (§ 80-81,  $V_s$  is equal to absolute value of  $V_r$ ).

Regarding claim 3, Kawasaki discloses wherein the gate-to-source voltage of said thin film transistor depending on said second gate voltage is a fixed voltage (§ 88,  $V_r$  may be set to a constant voltage).

Regarding claim 4, Kawasaki discloses wherein each frame period has the display mode period in which the gate of said thin film transistor in one of the two driving circuits is supplied with the first gate voltage (fig. 1, time period T1, see § 73),

and the reset mode period in which the gate of said thin film transistor in the other of the two driving circuits is supplied with the second gate voltage (fig. 1, time period T2, see § 73).

Regarding claim 8, Kawasaki discloses wherein said light emitting element is an organic electroluminescence element (fig. 2, organic EL element 201).

Regarding claim 9, Kawasaki discloses wherein said thin film transistor is an amorphous silicon thin film transistor (§ 83).

Regarding claim 10, Kawasaki discloses wherein said thin film transistor is an organic semiconductor thin film transistor (§ 84).

Regarding claim 11, this claim is rejected under the same rationale as claim 1.

Regarding claim 12, this claim is rejected under the same rationale as claim 8.

Regarding claim 13, this claim is rejected under the same rationale as claim 9.

Regarding claim 14, this claim is rejected under the same rationale as claim 10.

3. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki in view of You as applied to claim 1 above, and further in view of Kubota et al. (US 5,748,165).

Regarding claim 5, Kawasaki discloses wherein a driving circuit in each of said pixel sections which is in a display mode period in which the gate of said thin film transistor is supplied with the first gate voltage (fig. 1, time period T1, see ¶ 73)

and a reset mode period in which the gate of said thin film transistor is supplied with said second gate voltage (fig. 1, time period T2, see ¶ 73).

Kawasaki fails to disclose a driving circuit in each of said pixel sections which is supplied with the first gate voltage **in one frame period changes** to a reset mode period in which the gate of said thin film transistor is supplied with said second gate voltage **in the next frame period** [emphasis added].

Kubota teaches a driving circuit in each of said pixel sections which is supplied with the first gate voltage **in one frame period changes** to a reset mode period in which the gate of said thin film transistor is supplied with said second gate voltage **in the next frame period** [emphasis added] (figs. 16 and 17, see col. 20, line 43-col. 21, line 7, positive polarity data and negative polarity data are alternately written to the data lines on a field-by-field basis, thus a column supplied with the first gate voltage in one field is supplied with the second gate voltage in the next field, see also col. 31, line 53-58, driving system can be applied to active matrix EL display).

Kawasaki in view of You and Kubota are both directed to driving methods and systems for active matrix EL displays. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the display of Kawasaki in view of You with the driving system of Kubota since such a modification reduces power consumption, manufacturing cost, and operating cost (Kubota, abstract) and prevents degradation of the switching element (Kawasaki, ¶ 10).

### ***Response to Arguments***

4. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP



Art Unit: 2629

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to KEITH CRAWLEY whose telephone number is (571)270-7616. The examiner can normally be reached on M-F, 7:30-5:00 EST, alternate Fri. off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (571)272-7681. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Bipin Shalwala/  
Supervisory Patent Examiner, Art Unit 2629

/KEITH CRAWLEY/  
Examiner, Art Unit 2629